

# Physical Design

## Clock Tree Synthesis


李兴权

*iEDA*


- 01** **Introduction**
- 02** **Clock Concepts and Techniques**
- 03** **Clock Tree Synthesis**
- 04** **Clock Tree Optimization**

# Clock Tree Synthesis (CTS)





- CTS in Physical Design




- CTS, the bridge between Placement and Routing
- Achieving **skew balance** and **minimize design resource** (buffers, wirelength)




- 问题描述：时钟网络综合是希望对时钟控制单元（FF, Latch, Reg）的同步控制。确定拓扑结构和物理性状。在给定电压和时钟周期下，满足时序需要的时钟网络设计和综合。
- 输入：
  - 文件：Netlist, LEF/DEF, lib, sdc
  - 单元库，线网，布局结果，时序约束，布线层
- 输出
  - 文件：DEF, 时钟Net
- 目标：
  - Skew, Latency, Transition, Power, IR drop, Capacitance, Fan out, Variations
- 约束：
  - 实现PLL可控制所有时钟单元，Max transition, Max capacitance, Max fan-out, list of buffers and inverters




时钟网络设计：在高level级别设计时钟网络拓扑结构



时钟网络布线：为每个时钟树节点buffer到它的子节点buffer的时钟拓扑实现物理线网



时钟网络优化：通过buffer, gating, wire, cross link等手段优化时钟目标




时钟网络综合：通过对整个时钟树的FF进行调度，实现更优的Skew目标



# Clock Tree Synthesis (CTS)

| Delay | Time  | Description                     |
|-------|-------|---------------------------------|
| 0.00  | 0.00  | clock clk (rise edge)           |
| 0.00  | 0.00  | clock network delay (ideal)     |
| 0.00  | 0.00  | 10/00 - clock (DFF, X1)         |
| 2.38  | 2.38  | 10/00 - 10/00 (DFF, X1)         |
| 2.39  | 5.37  | 10/00 - 10/00 (DFF, X1)         |
| 2.37  | 7.95  | 10/00 - 10/00 (DFF, X1)         |
| 0.00  | 7.95  | 10/00 - 10/00 (DFF, X1)         |
| 7.95  | 7.95  | data arrival time               |
| 10.00 | 10.00 | clock clk (rise edge)           |
| 0.00  | 10.00 | clock network delay (ideal)     |
| 0.00  | 10.00 | clock network delay (parasitic) |
| 10.00 | 10.00 | clock (DFF, X1)                 |
| -0.61 | 9.39  | library setup time              |
| 9.39  | 9.39  | data required time              |
| 9.39  | 9.39  | data arrival time               |
| -7.95 | -7.95 | clock (DFF, X1)                 |
| 1.45  | 1.45  | slack (MET)                     |

## Clock Constraint 时钟约束



## Clock Tree Synthesis 时钟网络综合



## Clock Tree Design 时钟网络设计

树拓扑结构

网络拓扑结构

混合拓扑结构

聚类时钟拓扑



## Clock Tree Routing 时钟网络布线

零Skew时钟布线

有界Skew时钟布线

有用Skew时钟布线

带障碍的时钟布线



## Clock Tree Optimization 时钟网络优化

Buffer Insertion (Transition)

Clock Gating (Power)

Wire Sizing (Power, Latency,  
IR drop, 电迁移)

Wire Snaking (Skew)

Cross Liking (Skew)




## Clock Tree Synthesis 时钟网络综合

Skew调度

分频时钟控制

异步时钟控制

# Hierarchical Framework\*



- 01** Introduction
- 02** **Clock Concepts and Techniques**
- 03** Clock Tree Synthesis
- 04** Clock Tree Optimization


# Implications on Timing

- Let's remember our famous timing constraints:

- $\Delta_{skew} = T_{FF1} - T_{FF2}$

$$T_{FF1} + T_{clk-q} + T_{comb} + T_{setup} - T_{FF2} - T = T_{slack}^{late} \geq 0 \quad \text{Setup Constraint}$$

$$T_{FF1} + T_{clk-q} + T_{comb} - T_{hold} - T_{FF2} = T_{slack}^{early} \geq 0 \quad \text{Hold Constraint}$$



# Clock Parameters

- Skew

- Difference in clock arrival time at two different registers.

- Jitter





- Difference in clock period between different cycles.

- Slew

- Transition ( $T_{\text{rise}}/T_{\text{fall}}$ ) of clock signal.

- Insertion Delay

- Delay from clock source until register




# Implications on Power

- Let's remember how to calculate dynamic power:

$$P_{\text{dyn}} = f \cdot C_{\text{eff}} \cdot V_{\text{DD}}^2$$

$$C_{\text{eff}} \triangleq \alpha \cdot C_{\text{total}} = \alpha_{\text{clock}} \cdot C_{\text{clock}} + \alpha_{\text{others}} \cdot C_{\text{others}}$$

- The activity factor ( $\alpha$ ) of the clock network is 100%!
- The clock capacitance consists of:
  - Clock generation (i.e., PLL, clock dividers, etc.)
  - Clock elements (buffers, muxes, clock gates)
  - Clock wires
  - Clock load of sequential elements
- Clock networks are huge
  - And therefore, the clock is responsible for a large percentage of the total chip power




# Implications on Area

- To reiterate, clock networks consist of:
  - Clock generators
  - Clock elements
  - Clock wires
- All of these consume area
  - Clock generators (e.g., PLL) can be very large
  - Clock buffers are distributed all over the place
  - Clock wires consume a lot of routing resources
- Routing resources are most vital
  - Require low RC (for transition and power)
    - Benefit of using high, wide metals
  - Need to connect to every clock element (FF)
    - Distribution all over the chip
    - Need Via stack to go down from high metals

## Intel Itanium

- 4% of M4/M5 used for clock routing



# The Clock Tree Synthesis Problem

- Given a source and n sinks:

- Connect all sinks to the source by an interconnect network so as to minimize:
  - Clock Skew =  $\max_i j$
  - Latency (Delay) =  $\max_i$
  - Total wirelength
  - Buffer number
  - Noise and coupling effect

Clock Tree goals:

- 1) Minimize Skew
- 2) Meet target Latency (min/max)

- The Challenge:


- Synchronize millions (billions) of separate elements
  - Within a time scale on order of  $\sim 10$  ps
  - At distances spanning 2-4 cm
  - Ratio of synchronizing distance to element size on order of  $10^5$
  - Reference: light travels  $< 1$  cm in 10 ps

Clock Tree constraints:

- 1) Maximum Transition
- 2) Maximum Load Cap
- 3) Maximum Fanout
- 4) Maximum Buffer Levels



# Skew and Latency



- Timing of Clock Tree

- skew
- latency
- worst negative slack (WNS)
- total negative slack (TNS)
- ...

- Design Resource


- num of buffer insertions
- wirelength
- capacitance
- power/area
- ...

# What's the operation in CTS

- Routing Topology

- starting from the **driver pin**
- connect all **load pins**
- Steiner tree properties


> *delay/wirelength/capacitance/...*




- Buffering

- decompose the net
- reduce fanout (4 → 2)
- enhanced driving capability

> *cell delay/area/power/slew/...*



# CTS Flow




# Skew Constraint

- **We define** the initial distribution of **flip-flops (sinks)** in the CTS stage as  $\mathcal{S}$ . Given a clock source (root), we can establish **clock skew** constraint as follow:

$$\Delta delay(s_i) = \max_{s_i \in \mathcal{S}} \{ delay(s_i) \} - \min_{s_i \in \mathcal{S}} \{ delay(s_i) \} \leq skew\_bound,$$

where  $delay(s_i)$  represents the delay from clock source to sink  $s_i$  (latency).

**We define** the set of load pins for each clock net as a **cluster**, i.e.,  $u_j \in \mathcal{U}$ , and generate a clock net, i.e.,  $n_j \in \mathcal{N}$ .



# Fanout, Wirelength, Capacitance Constraints

- CTS needs to satisfy additional design constraints, such as the **fanout** constraint:




$$|u_j| \leq \max\_fanout,$$

- the maximum **wirelength** constraint:

$$WL(n_j) \leq \max\_length,$$

- and the maximum clock net **capacitance** constraint:

$$\sum_{s_i \in u_j} Cap_{pin}(s_i) + c \cdot WL(n_j) \leq \max\_cap.$$



# CTS Problem

- CTS problem can be defined as a multi-objective optimization problem:

$$\begin{aligned} \min \quad & f(\mathcal{N}, \mathcal{U}, \mathcal{S}) \\ \text{s.t.} \quad & \Delta delay(s_i) \leq skew\_bound, \\ & |u_j| \leq max\_fanout, \\ & WL(n_j) \leq max\_length, \\ & \sum_{s_i \in u_j} Cap_{pin}(s_i) + c \cdot WL(n_j) \leq max\_cap, \end{aligned}$$

$f(\mathcal{N}, \mathcal{U}, \mathcal{S})$  represents the objective function, such as **design resources** and **power**.


**It's a complex multi-objective optimization problem**

# Evaluation: Load Capacitance

- Equivalent Capacitance (Linear)

$$cap_{load}(s) = \underbrace{cap_{pin}(s)}_{\text{Pin Cap}} + \sum_{t \in ch(s)} \left( \underbrace{Cap_{load}(t)}_{\text{Tree (Recursive)}} + \underbrace{c \cdot L(s,t)}_{\text{Wire Cap}} \right),$$

Capacitance per unit length/area



# Evaluation: Wire (Interconnect) Delay


- Elmore  $\pi$ -Model

$$D_{wire}(s,t) = \underbrace{r \cdot L(s,t)}_{\text{Res}} \cdot \underbrace{\left[ \frac{1}{2} \cdot c \cdot L(s,t) + Cap_{load}(t) \right]}_{\text{Cap}},$$


Resistance per unit length/area

**Res**

**Cap**



Equivalent  $\pi$ -model of a wire segment







# Evaluation: Slew (Transition)

- Bakoglu Metric<sup>[1]</sup> & PERI Model<sup>[2]</sup>

$$Slew_{ideal}(s, t) = \ln 9 \cdot D_{wire}(s, t),$$

$$Slew_{wire}(t) = \sqrt{Slew_{wire}^2(s) + Slew_{ideal}^2(s, t)}.$$




**Top-down  
Calculation**

# Look-up Table (LUT)

- $Delay/Slew_{out} = LUT(Slew_{in}, Cap_{load})$ 
  - upstream input slew
  - downstream load capacitance
  - not reliant on complex computational models

```
timing() {
  ...
  "Slew" : [...],
  "Cap" : [...],
  "Delay" : [..., ..., ...],
  ...
}
```

- Model
  - bilinear interpolation
  - ML fitting...



# Evaluation: Buffer Delay

- Linear Fitting<sup>[3]</sup>

$$D_{buf}(\ast) = LUT_{delay}(Slew_{in}(\ast), Cap_{load}(\ast)),$$



$$D_{buf}(\ast) = \alpha \cdot Slew_{in}(\ast) + \beta \cdot Cap_{load}(\ast) + \gamma.$$



Intrinsic  
Delay

**This type of modeling is only effective for clock buffers**

# Evaluation: Buffer Slew

- Linear Fitting<sup>[3]</sup>


$$Slew_{out}(\ast) = LUT_{slew}(Slew_{in}(\ast), Cap_{load}(\ast)),$$



$$Slew_{out}(\ast) = \alpha \cdot Cap_{load}(\ast) + \beta.$$

- Benefit


- sufficient accuracy
- independence from the upstream information (under certain conditions)



Fitting results under the 28nm process library

- 01** Introduction
- 02** Clock Concepts and Techniques
- 03** **Clock Tree Synthesis**
- 04** Clock Tree Optimization


# Topology Generation




# Clock Topology

- **Common Topology**


- Clock Tree
- Clock Mesh (Grid)
- Clock Spines
- Hybrid




**Clock Tree**




**Mesh Grid**



**Fishbone/Spine**



**Hybrid Structure**



# Topology Comparison


- Tree
  - Low skew, smallest routing capacitance, low power
  - Floorplan flexibility is poor.
- Grid or mesh
  - Low skew, increases routing capacitance, worse power
  - Alpha uses global clock grid and regional clock grids
- Spine
  - Small RC delay because of large spine width
  - Spine has to balance delays; difficult problem
  - Routing cap lower than grid but may be higher than H-tree

| Structure | Skew           | Cap/area/<br>power | Floorplan<br>Flexibility |
|-----------|----------------|--------------------|--------------------------|
| H-Tree    | <u>Low/Med</u> | <u>Low</u>         | <u>Low</u>               |
| Grid      | <u>Low</u>     | <u>High</u>        | <u>High</u>              |
| Spine     | <u>High</u>    | <u>Medium</u>      | <u>Medium</u>            |




# Method of Means and Medians (MMM)

- Can deal with arbitrary locations of clock sinks
- Basic idea:
  - **Recursively partition the set of terminals into two subsets of equal size (median)**
  - **Connect the center of gravity (COG) of the set to the centers of gravity of the two subsets (the mean)**




# Recursive Geometric Matching (RGM)


- Recursively determine a minimum-cost geometric matching of  $n$  sinks
- Find a set of  $n / 2$  line segments that match  $n$  endpoints and minimize total length (subject to the matching constraint)
- After each matching step, a balance or tapping point is found on each matching segment to preserve zero skew to the associated sinks
- The set of  $n / 2$  tapping points then forms the input to the next matching step




Set of  $n$  sinks  $S$




Min-cost geometric matching



Find balance or tapping points  
(point that achieves zero skew in the subtree, not always midpoint)




Min-cost geometric matching



Final result after recursively performing RGM on each subset

# Routing



# Tree Balance of Latency-Load

- 目标: Skew(偏差), Load Capacitance (负载) , Latency (Delay) (时延)

- $PL(s_i)$ , the path length from the source
- $MD(s_i)$ , the Manhattan distance from the source
- $WL(T)$ , the total wirelength of clock tree  $T$
- $WL(T_{FLUTE})$ , the wirelength of *FLUTE tree*

$$\max_{s_i \in \mathcal{S}} \left\{ \frac{PL(s_i)}{MD(s_i)} \right\} \rightarrow 1$$


Latency ✓

$$\frac{WL(T)}{WL(T_{FLUTE})} \rightarrow 1$$

Capcittance ✓

$$\frac{\max_{s_i \in \mathcal{S}} \{PL(s_i)\}}{\overline{PL}} \rightarrow 1$$

Skew ✓




# Skew-Latency-Load Tree (SLLT)

- **Definition 1:  $(\bar{\alpha}, \bar{\beta}) - SLT$ <sup>[1]</sup>**


- For shallowness  $\alpha = \max_{s_i \in \mathcal{S}} \left\{ \frac{PL(s_i)}{MD(s_i)} \right\}$  and lightness  $\beta = \frac{WL(T)}{WL(T_{FLUTE})}$ , an  $(\bar{\alpha}, \bar{\beta}) - SLT$ , where  $\bar{\alpha} \geq \alpha \geq 1$ , and  $\bar{\beta} \geq \beta \geq 1$

- **Definition 2: Skewness  $\gamma$**

- For a Steiner tree, the skewness  $\gamma = \frac{\max_{s_i \in \mathcal{S}} \{PL(s_i)\}}{\overline{PL}}$



$\gamma = 6/6 = 1$   
(Zero Skew Tree)




$\gamma = 7/6 \approx 1.17$   
(Bound Skew Tree)

- **Definition 3:  $(\bar{\alpha}, \bar{\beta}, \bar{\gamma}) - SLLT$**


- A rectilinear Steiner tree with shallowness  $\alpha \leq \bar{\alpha}$ , lightness  $\beta \leq \bar{\beta}$ , and skewness  $\gamma \leq \bar{\gamma}$ , is denoted as  $(\bar{\alpha}, \bar{\beta}, \bar{\gamma}) - SLLT$

# H-Tree & GH-Tree




H - Tree

**H-Tree**



**GH-Tree**


# 已有的几种典型的 Tree



$$\min\{\sum WL\}$$




Load Capacitance



$$\frac{PL_i}{MD_i} \leq 1$$



Latency (Delay)



$$skew \leq skew_{bound}$$



Skew



# Zero Skew Tree (ZST/DME)

## ■ Bottom-up

- Determines all possible locations of internal nodes of  $G$  consistent with a minimum-cost ZST Tree of line segments, with each line segment being the locus of possible placements of an internal node of  $T$

## ■ Top-down


- Chooses the exact locations of all internal nodes in  $T$  Output fully embedded, minimum-cost ZST with topology  $G$






# Zero Skew Tree (ZST/DME)

- Bottom-up Stage
  - merge two sub-tree
  - determine merge region
- Top-down Stage
  - location embedding
  - nearest endpoint
- Benefit
  - zero/bound skew
  - topology based




Bottom-up




Top-down

# Bound Skew Tree (BST/DME)

- Bottom-up Stage
  - merge two sub-tree
  - determine merge region
- Top-down Stage
  - location embedding
  - nearest endpoint
- Benefit
  - zero/bound skew
  - topology based






Bottom-up



Top-down


# Useful Skew Tree (UST/DME)

- Bottom-up Stage
  - merge two sub-tree
  - determine merge region
- Top-down Stage
  - location embedding
  - nearest endpoint
- Benefit
  - zero/bound skew
  - topology based



# Rectilinear Minimum Steiner Tree (RMST)<sup>iEDA</sup>

- Rectilinear Minimum Steiner tree (RMST)
  - Given a set of points
  - Additional points (Steiner points) can be introduced
  - Limited to horizontal and vertical segments only




- Shalowness (path length)

$$\alpha = \max_{s_i \in \mathcal{S}} \left\{ \frac{PL(s_i)}{MD(s_i)} \right\},$$

- Lightness (tree weight)

$$\beta = \frac{WL(T)}{WL(MST(G))} \approx \frac{WL(T)}{WL(T_{FLUTE})}.$$



Different Shallow-Light Tree on the same net

**Given  $\epsilon$ , SALT realizes  $\alpha \leq 1 + \epsilon$  and  $\beta \leq 2 + \left\lceil \log \frac{2}{\epsilon} \right\rceil$**

# Concurrent **BST** and **SALT** (**CBS**)




- **Bound Skew Tree (BST)**

- **Benefit**

- Provides bounded skew control

- **Weakness**

- High cost of net (wirelength, cap)




- **Steiner SLT (SALT)**

- **Benefit**

- Acceptable total wirelength and smaller path length (delay)


- **Weakness**

- Lacks the ability to balance skew




# Comparison of different SLLTs


- A rectilinear Steiner tree with  $\alpha \leq \bar{\alpha}$ ,  $\beta \leq \bar{\beta}$ , and  $\gamma \leq \bar{\gamma}$ , is denoted as  $(\bar{\alpha}, \bar{\beta}, \bar{\gamma}) - \text{SLLT}$ .




Net Layout




H-tree




GH-tree




ZST-DME




BST-DME



FLUTE



SALT




Our CBS

| Algorithm | Max PL | Min PL | Total WL | Mean PL | $\alpha$    | $\beta$     | $\gamma$    | Mean        | Skew Control |
|-----------|--------|--------|----------|---------|-------------|-------------|-------------|-------------|--------------|
| H-tree    | 10     | 9      | 55.5     | 9.75    | 2           | 1.32        | 1.03        | 1.45        | ✓            |
| GH-tree   | 10     | 7      | 47.5     | 8.5     | 1.6         | 1.13        | 1.18        | 1.3         | ✓            |
| ZST       | 10.5   | 10.5   | 55.5     | 10.5    | 2.33        | 1.32        | <b>1.00</b> | 1.55        | ✓            |
| BST       | 10     | 8      | 50       | 9.25    | 2.25        | 1.19        | 1.08        | 1.51        | ✓            |
| FLUTE     | 9      | 5      | 42       | 7.44    | 1.4         | <b>1.00</b> | 1.21        | 1.2         | ✗            |
| R-SALT    | 9      | 5      | 43       | 7.06    | <b>1.00</b> | 1.02        | 1.27        | <b>1.10</b> | ✗            |
| CBS       | 9      | 7      | 45       | 8.13    | 1.4         | 1.07        | 1.11        | <b>1.19</b> | ✓            |

# Non-Default Clock Routing

- PnR Tool can route the clocks using non-default routing rules, e.g. double-spacing, double-width, shielding, and double via
- Non-default rules are often used to “harden” the clock, e.g. to make the clock routes less sensitive to Cross Talk or EM effects, which improve yield





# NDR Recommendations

---

- Always route clock on metal 3 and above
- Avoid NDR on Metal 1
  - may have trouble accessing metal 1 pins on buffers and gates
- Consider using double spacing to reduce crosstalk
- Consider double width to reduce resistance
- Consider double via to reduce resistance and improve yield

# Put NDR on Pitch for Accurate RC Estimation *iEDA*

- Metal traces are always routed “on pitch”
- With clock NDR rules, pre-routing RC estimates of clock nets use NDR width and spacing numbers
- If NDR [spacing + width] numbers are not integer multiples of pitch (i.e. off-pitch), timing estimates pre-route may not correlate well with post-route timing
- Make sure your NDR numbers are on pitch!

- 01** Introduction
- 02** Clock Concepts and Techniques
- 03** Clock Tree Synthesis
- 04** Clock Tree Optimization

# Understand Your Clock Tree Goals

- Skew Goal

- What are the skew requirements for your design?
- Are there different skew targets for small and large clocks?

- Insertion Delay Goal

- What are the insertion delay specs for your block?
- What is a reasonable target based on the size and floorplan of your block/chip?

- Skew

- 计算从PLL到各个FF的最大的与最小Latency的差值;
- Zero Skew, Bound Skew, Useful Skew

- Latency

- 计算信号从PLL到FF的传输时间, 电阻电容

- Power

- 在时钟线网所花费的功耗, 信号切换, 动态功耗极大, 占总功耗40%

- Transition Time

- 充电时间, 与电压电容相关

- Area

- Buffer布局

- IR drop

- 电压降稳定性, 电阻, 逻辑翻转

- 电迁移


- 电子从金属线迁移到半导体, 致电路短路和断路

# General Concepts: Clock Distribution Network *iEDA*

$$\text{Skew} = d_1 - d_2$$


$$\text{Zero skew: } d_1 = d_2$$

$$\text{Useful skew, } d_1 - d_2 = \delta_{12}$$




# Clock Skew: Global Skew

- Global
  - Global skew is recommended - fastest, may add unnecessary buffers
- Local
  - Longer runtime, Possibly fewer buffers " Only related FFs are balanced for skew"







# Clock Skew: Local Skew

- Global
  - Global skew is recommended - fastest, may add unnecessary buffers
- Local
  - Longer runtime, Possibly fewer buffers " Only related FFs are balanced for skew"




# Clock Tree Optimizations






# Buffer Insertion

- 插入buffer, 把大的时钟树变成各个层次的小时钟树;
- Global, Regional, Local
- 减少负载, 增加驱动力, 减少delay




$$R_{up}C_b + T_b + R_bC_{down} < R_{up}C_{down} \quad R_{up}(C_{up} + C_b) + T_b + (R_b + R_{down})C_{down}$$



# Clock Gating

## ■ Clock Gating

- 控制激活和闲置时钟
- 减少时钟负载，减少功耗




# Wire Sizing

- 为线段分配合适的宽度,
- 减少Skew和delay, 增加稳定性, 减少功耗

$$t_i = R_d \cdot C_{T_{s_0}} + \sum_{e_v \in \text{Path}(s_0, s_i)} |e_v| \cdot \frac{r}{w_{e_v}} \cdot \left( \frac{|e_v| \cdot w_{e_v} \cdot c_a}{2} + C_{T_v} \right)$$

$$\frac{\partial t_i}{\partial w_{e_v}} = R_d \cdot c_a \cdot |e_v| + \sum_{e_u \in \text{Ans}(e_v) \cap \text{path}(s_0, s_i)} \frac{|e_u| \cdot r \cdot c_a \cdot |e_v|}{w_{e_u}}$$





$$\frac{\partial t_3}{\partial w_2} = R_d \cdot c \cdot l_2 - \frac{l_2 \cdot r \cdot C_3}{w_2^2} + \frac{l_1 \cdot r \cdot c \cdot l_2}{w_1}$$

$$\frac{\partial t_4}{\partial w_2} = R_d \cdot c \cdot l_2 + \frac{l_1 \cdot r \cdot c \cdot l_2}{w_1}$$

# Wire Snaking



- 局部增加线长，减少skew



$$\alpha \leq \frac{T_{actual}^i(e)}{T_{target}^i(e)} \leq 1.0$$

# Cross Linking

- 在FF之间连接边，或者在中间级buffer拆入边
- 减少skew，减少latence
  - 优点: Skew小，层次少，功耗小，层次多，
  - 缺点: 设计难度大



$l_2 \ll l_1$  satisfies  $\alpha_2 < \alpha_1$  &  $\beta_2 < \beta_1$

$$\bar{q}_{u,v} = \alpha q_{u,v} + \beta$$

where

$\bar{q}_{u,v}$  = skew after link addition

$q_{u,v}$  = skew before link addition

$$\alpha = R_l / R_{loop}$$

$$\beta = Cl/2(R_{u,u} - R_{v,v})$$

- 01 Introduction**
- 02 Clock Tree Synthesis**
- 03 Clock Tree Optimization**


# Useful Skew

- Let's remember our famous timing constraints:



- $\Delta_{skew} = T_{FF1} - T_{FF2}$

$$T_{FF1} + T_{clk-q} + T_{comb} + T_{setup} - T_{FF2} - T = T_{slack}^{late} \geq 0 \quad \text{Setup Constraint}$$

$$T_{FF1} + T_{clk-q} + T_{comb} - T_{hold} - T_{FF2} = T_{slack}^{early} \geq 0 \quad \text{Hold Constraint}$$



# Useful Skew





# Clock Schedule

$$skew_{i,j} \leq C_p - t_{pFF}^{\max} - t_{logic}^{\max} - t_{setup}^{\max} - (T_i^{jitter} + T_j^{jitter}) - \delta_u$$


$$skew_{i,j} \geq t_{hold}^{\max} - t_{pFF}^{\min} - t_{logic}^{\min} + (T_i^{jitter} + T_j^{jitter}) + \delta_l$$

$$l_{i,j} \leq skew_{i,j} = t_i - t_j \leq u_{i,j}$$

$$skew_{1,2} + skew_{2,4} = (t_1 - t_2) + (t_2 - t_4) = t_1 - t_4 \leq u_{1,2} + u_{2,4}$$


$$skew_{1,3} + skew_{3,4} = (t_1 - t_3) + (t_3 - t_4) = t_1 - t_4 \leq u_{1,3} + u_{3,4}$$

$$skew_{1,4} = t_1 - t_4 \leq \min\{u_{1,2} + u_{2,4}, u_{1,3} + u_{3,4}\}$$



$$s_1 \begin{pmatrix} & s_1 & s_2 & s_3 \\ s_1 & 0 & 9 & 5 \\ s_2 & -3 & 0 & -1 \\ s_3 & -2 & 4 & 0 \end{pmatrix}$$

All-pairs shortest distance matrix  $D$




Constraint graph  $G_C$

$$s_1 \begin{pmatrix} & s_1 & s_2 & s_3 \\ s_1 & 0 & 3 & 2 \\ s_2 & -3 & 0 & -1 \\ s_3 & -2 & 1 & 0 \end{pmatrix}$$

Updated matrix  $D$  after committing  $skew_{1,2} = -3$


# Generated and Gated Clocks




Skew will be balanced globally within each clock domain across all clock-pins for both master and generated clock.

# Skew Balancing not Required

If the divided clock domain is independent of the master domain (no paths), then skew balancing may not be important.




# No Inter-Clock Skew Balancing by Default *iEDA*




By default CTS does not perform inter-clock skew balancing → May result in worse setup timing violations

The path from FF1 to FF3 will have an additional setup penalty of  $0.75 - 0.32 = 0.43$

# Inter-Clock Delay Balancing




# Inter-Clock Delay Balancing: With Offset *iEDA*






# Effects of Clock Tree Synthesis

- Clock buffers added
- Congestion may increase
- Non clock cells may have been moved to less ideal locations
- Inserting clock tree can introduce new timing and max tran/cap violations, which will be checked in the next stages



# Clock Generation

- Where does the clock come from?
  - The easiest way to generate a clock is by using a ring oscillator or some other non-stable circuit, but these are susceptible to PVT variations.
  - Therefore, clocks are generally generated off-chip using a crystal and an oscillation circuit.
  - However, usually only one off-chip clock can be used (a single frequency) and the frequency that can be input to the chip is limited to around 100 MHz.
  - Therefore, on-chip local clock generation is employed, usually with a PLL or DLL.






# Multi Clock Domains


- Multi Clock Domains

- Most system-on-chips have several components that communicate with different external interfaces and run on different clock frequencies.
  - In other words, they have multiple asynchronous clock domains.
- Asynchronous clocks cannot communicate with each other in a straightforward fashion:



# Conclusions

- Clock Tree Problem
- Clock Concepts
  - Objectives: Skew, Latency, Power, Wirelength, Buffer Area
  - Constraints: Fanout, Slew, Load,
- Clock Topology
  - Tree, Grid, Spine, Hybrid
- Clock Routing
  - H-tree, GH-tree, RMST, SALT, ZST/BST/UST, CBS
- Clock Optimization
  - Buffer Insertion, Wire Sizing, Gate Sizing, Wire Snake, Wire Linking, Clock Gate
  - Clock and Data Concurrent Optimization (CCOPT)



### 最新动态



开源EDA RISC-V

2024-8-20

iEDA团队在第四届RISC-V中国峰会组织  
OSEDA论坛



EDA 芯片 开源 智能

2024-7-20


iEDA团队在第二届CCF芯片大会组织开源  
智能EDA论坛



EDA DAC

2024-06-24

iEDA团队参加61届Design Automation



# Thanks

iEDA website: [ieda.oscc.cc](http://ieda.oscc.cc)

李兴权 (Xingquan Li)  
fzulxq@gmail.com