

物理设计

iEDA实践


李兴权

iEDA


- 01 Introduction**
- 02 iEDA**
- 03 iEDA Design Chip**
- 04 iEDA Community**

Chip Design Elements



IP: Intellectual Property Functional module



EDA: Electronic design automation software (tool)




PDK: Process design kits from foundry




Flow




Flow: Chip design flow config and script




Physical Design




Netlist




Floorplan: ensure die and core sizes, place IOs, plan macros, plan PDN, place physical cell.




Floorplan




Placement: place std cell into legal position, insert filler, opt timing, power and routability.




Placement




CTS: design clock network, connect FFs, opt skew, latency and power.



CTS



Routing: route net into routing track, opt timing, power and DRC.




Routing

GDS II

We Need Infrastructure


- **Level 1:** Open-source tools, RTLs, PDKs support chip design
- **Level 2:** Open-source Infrastructure supports EDA development



- 01 Introduction**
- 02 iEDA**
- 03 iEDA Design Chip**
- 04 iEDA Community**


iEDA Overview

- EDA Infrastructure, EDA Tools, 3 times tape-out design by iEDA
 - Level 1: Open-source EDA, RTL, PDK, supporting chip design;
 - Level 2: Open-source Infrastructure supports EDA development and research




iEDA Infra. Support EDA Tool

- To fast develop high-quality EDA tool, we need a **Software Development Kit (SDK)**
- iEDA can be used to support developing EDA tool or algorithm
- **Infrastructure: Database, Manager, Operator, Interface**



Parsers and Database

- **Parser: Verilog, SPEF, Liberty, SDF, VCD, SDC, LEF/DEF, ITF, and GDSII**
- **Database: Design, Layout, Tech, Timing, Parasitic, Network**



Managers

Platform Manager

Data

- ❑ Config
- ❑ ChipData
- ❑ Interactive
- ❑ Proc Data
- ❑ ...

Flows

- ❑ Initialize
- ❑ Input
- ❑ Process
- ❑ Output

Tools

- ❑ Floorplan
- ❑ NetOpt
- ❑ Placement
- ❑ CTS
- ❑ TimingOpt
- ❑ Legalization
- ❑ Routing
- ❑ Filler
- ❑ DRC
- ❑ ...

Features

- ❑ Summary
- ❑ Density
- ❑ Wire Length
- ❑ Congestion
- ❑ Profiles
- ❑ ...

Reports

- ❑ Statistic
- ❑ Evaluation
- ❑ Flow Results
- ❑ Timing
- ❑ DRC
- ❑ ...

Files

- ❑ Config
- ❑ Design
- ❑ Procedure
- ❑ Serialize
- ❑ ...

Interfaces

TCL

- ☐ Flows
- ☐ DB
- ☐ Tools
- ☐ Evaluation
- ☐ Features
- ☐ Reports
- ☐ GUI

```

└─ tcl_config
└─ tcl_contest
└─ tcl_eval
└─ tcl_feature
└─ tcl_flow
└─ tcl_gui
└─ tcl_icts
└─ tcl_idb
└─ tcl_idrc
└─ tcl_ifp
└─ tcl_ino
└─ tcl_instance
└─ tcl_ipdn
└─ tcl_ipl
└─ tcl_ipw
└─ tcl_irt
└─ tcl_ista
└─ tcl_ito
└─ tcl_report
└─ tcl_util
  
```

Python


- ☐ Flows
- ☐ DB
- ☐ Tools
- ☐ Evaluation
- ☐ Features
- ☐ Reports

```

└─ py_config
└─ py_eval
└─ py_feature
└─ py_flow
└─ py_icts
└─ py_idb
└─ py_idrc
└─ py_ifp
└─ py_imp
└─ py_ino
└─ py_instance
└─ py_ipdn
└─ py_ipl
└─ py_ipw
└─ py_irt
└─ py_ista
└─ py_ito
└─ py_report
  
```


GUI

- ☐ File Operation
- ☐ Layout View
- ☐ Layers Control
- ☐ Shape Setting
- ☐ Instance Options
- ☐ Net Options
- ☐ PDN Options
- ☐ Track Grid
- ☐ DRC View
- ☐ Clock Tree View





Floorplan (iFP) & Power Delivery Network (iPDN)^{iEDA}

Flow





Key Metrics	Data
DIE Area	1.5 × 1.5 mm ²
DIE Utili	0.166554
Core Area	1.16 × 1.15 cm ²
Core Utili	0.279541
#IO Pin	110
#Instance	297504
#Net	311869
Pin	pin (>= 32) = 2893
PDN	M1、M2、M7、M8、M9、AP



Placement (iPL)

Flow



■ Min Wirelength Model


$$\begin{aligned} \min_v \quad & W(v) \\ \text{s.t.} \quad & \rho_b(v) \leq \rho_0, \quad \forall b \in B \end{aligned}$$

where v is cell location, $W(v)$ is wirelength, $\rho_b(v)$ is the area density in $b \in B$, ρ_0 is density threshold.

$$\begin{aligned} W(v) & \left\{ \begin{aligned} HPWL_{ex}(v) &= \max_{i,j \in e} |x_i - x_j| \\ LSE_{ex} &= \gamma \left(\ln \left(\sum_{i \in e} \exp \left(\frac{x_i}{\gamma} \right) \right) + \ln \left(\sum_{i \in e} \exp \left(\frac{-x_i}{\gamma} \right) \right) \right) \end{aligned} \right. \\ \rho_b(v) & \left\{ \begin{aligned} D(v) &= \frac{1}{2} \sum_{v \in V} D_i(x, y) = \frac{1}{2} \sum_{v \in V} q_i \psi_i(x, y) \\ \begin{cases} \nabla \cdot \nabla \psi(x, y) = -\rho(x, y), \\ \hat{n} \cdot \psi(x, y) = 0, \quad (x, y) \in \partial R \end{cases} \\ \iint_R \rho(x, y) = \iint_R \psi(x, y) = 0. \end{aligned} \right. \end{aligned}$$

$$\min_v \quad f(v) = W(v) + \lambda \sum_{b \in B} \rho_b(v)$$

- **Nesterov Method or Conjugate Gradient**



Key parameter config	
Input	iFP.def, iFP.v
output	iPL_result.def, iPL.v
is_max_length_opt	Whether to enable max wirelength optimization
max_length_constraint	set max wirelength constraint
is_timing_aware_mode	Whether to enable timing opt
ignore_net_degree	ignore net whose pin number > k
num_threads	set number of CPU thread
[BUFFER] max_buffer_num	Set the number of using max buffer
[BUFFER] buffer_type	Set available buffer name
[GP-Wirelength] min_wirelength_force_bar	Control wirelength range
[GP-Density] target_density	Set target density
[GP-Density] bin_cnt_x	Set the number of horizontal Bin
[GP-Density] bin_cnt_y	Set the number of vertical Bin
[LG] global_right_padding	Set instance spacing (/site)
[DP] global_right_padding	Set instance spacing (/site)
[Filler] min_filler_width	Set min width of filler (/site)

Basic Summary

```



summary_report.txt X
scripts > sky130 > result > pl > report > summary_report.txt
1  Generate the report at 2023-08-15T15:10:33
2  +-----+-----+
3  | Base Info          | Value |
4  +-----+-----+
5  | Design             | gcd   |
6  | Utilization        | 0.098599 |
7  | Site Num           | 78 * 542 |
8  | Instances Count    | 795    |
9  | - Macro Count      | 0      |
10 | - StdCell Count     | 795    |
11 | -- FlipFlop Count   | 34     |
12 | -- Clock Buffer Count | 0      |
13 | -- Normal Logic Count | 761    |
14 | Nets Count          | 675    |
15 | - Signal Net Count  | 674    |
16 | - Clock Net Count   | 1      |
17 | - Reset Net Count   | 0      |
18 | - Other Net Count   | 0      |
19 +-----+-----+
20
21 +-----+-----+
22 | Violation Info      | Value |
23 +-----+-----+
24 | Core Range Violated Count | 0 |
25 | Row/Site Alignment Violated Count | 0 |
26 | Power Alignment Violated Count | 0 |
27 | Overlap Violated Count | 0 |
28 +-----+-----+
29
30
31 | Wavelength Info          | Value |
32 +-----+-----+
33 | Total HPWL              | 14402289 |
34 | Max HPWL                | 328905 |
35 | Total STWL              | 15057480 |
36 | Max STWL                | 512025 |
37 | LongNet HPWL (Exceed 1000000) Count | 0 |
38 +-----+-----+
39
40 +-----+-----+
41 | Bin Density Info | Value |
42 +-----+-----+
43 | Peak BinDensity | 1.000000 |
44 +-----+-----+
45
46 +-----+-----+
47 | Clock Timing Info | Early WNS | Early TNS | Late WNS | Late TNS |
48 +-----+-----+
49 | core_clock        | 0.000000 | 0.000000 | -0.194720 | -2.818471 |
50 +-----+-----+
51
52 +-----+-----+
53 | Congestion Info          | |
54 +-----+-----+
55 | Average Congestion of Edges | 0.537355 |
56 | Total Overflow            | 53.000000 |
57 | Maximal Overflow          | 18.000000 |
58 +-----+-----+

```


Design rule violation
violation detail report.txt

Clock Tree Synthesis (iCTS)

Flow





iEDA



Net / InstPin	MaxTranTime	TranTime	TranSlack	CellPort	Remark
sdram_clk_0					
sdram_clk_0_15399_buf:I	0.000e/0.000f	1.583e/1.494f	-0.783e/-0.694f	CKB0248WP35P140/I	R
sdram_clk_0					
soc_top_0_sdram_axi/u_core/U300:ZN	0.000e/0.000f	1.537e/1.446f	-0.737e/-0.646f	INVD108P48P148LV1/ZN	R
u0_clk2XOUT	5.000e/5.000f	5.704e/0.550f	-0.704e/-4.550f	FOXDE0_V_g/XOUT	R
u0_100m_out_pad					
u1_clk_XOUT	5.000e/5.000f	5.704e/0.550f	-0.704e/-4.550f	FOXDE0_V_g/XOUT	R
clk_hs_port	0.000e/0.000f	0.850e/0.800f	-0.850e/-0.800f	CKB0248WP35P140/I	R
clk_hs_port_11489_buf:I					
u0_rcg_w_pll_clk					
u0_rcg_w_pll_clkmuxhdvd4:I1	0.267e/0.267f	0.189e/0.188f	0.078e/0.078f	CKML2048WP48P140LV1/I1	R
u0_rcg_w_pll_clk					
u0_rcg_w_pll:FOUTPOSTDIV	0.267e/0.267f	0.000e/0.000f	0.267e/0.267f	PLL1528BPMIAIN1/FOUTPOSTDIV	R
clk_core					
soc_core_1724_buf:I	0.000e/0.000f	0.522e/0.533f	0.278e/0.267f	CKB0248WP35P140/I	R
clk_hs_port					
u0_clk_core_0_sdram_axi/u_core/U300:I	0.000e/0.000f	0.519e/0.568f	0.281e/0.232f	INVD108P48P148LV1/I	R
u0_soc_top/n495					
famout_buf_48:I	0.437e/0.437f	0.090e/0.056f	0.339e/0.381f	BUFF088WP38P140LV1/I	R



Routing (iRT)

Flow





- **Optimization metrics:** wirelength, timing, congestion, DRC
- **Optimization operations:** Global routing: Track allocation: Detailed routing
- **Routing algorithms:** Pattern routing, A* routing, Steiner tree, Non-linear programming, Integer programming


Routing (iRT)



Layout resource/congestion



first iteration routing result



final routing result

Access Type	Pin Number	Routing Layer	Port Number	Access Point Number
Track Grid	876856(75.2479%)	M1	886086(68.3279%)	799044(68.5705%)
On Track	259825(22.297%)	M2	366214(31.0422%)	362248(31.8865%)
On Shape	28668(2.45501%)	M3	7073(0.599543%)	3997(0.343005%)
Total	1165289	M4	358(0.030345%)	0(0%)
		M5	0(0%)	0(0%)
		M6	0(0%)	0(0%)
		M7	0(0%)	0(0%)
		M8	0(0%)	0(0%)
		M9	0(0%)	0(0%)
		AP	0(0%)	0(0%)
		Total	1179731	1165289

Pin Access

Routing Layer	Wire Length / um	Cut Layer	Via Number	Resource Overflow	GCell Number	Access Overflow	GCell Number
M1	9774(0.117785%)	C0	0(0%)	[0,0.1]	921387(83.1%)	[0,0.1]	1.78338e+06(80.4%)
M2	846292(10.1985%)	VIA1	595417(30.6475%)	[0.1,0.2]	57544(5.19%)	[0.1,0.2]	108739(4.9%)
M3	1.98405e+06(23.9095%)	VIA2	682833(35.147%)	[0.2,0.3]	51492(4.64%)	[0.2,0.3]	79939(3.6%)
M4	1.78748e+06(21.5406%)	VIA3	400386(20.6088%)	[0.3,0.4]	40084(3.61%)	[0.3,0.4]	90020(4.06%)
M5	1.29642e+06(15.6229%)	VIA4	135600(6.97965%)	[0.4,0.5]	21944(1.98%)	[0.4,0.5]	56112(2.53%)
M6	1.41202e+06(17.016%)	VIA5	89437(4.60353%)	[0.5,0.6]	10780(0.972%)	[0.5,0.6]	36741(1.66%)
M7	960890(11.5795%)	VIA6	38709(1.99244%)	[0.6,0.7]	4140(0.373%)	[0.6,0.7]	30046(1.35%)
M8	539.92(0.00650648%)	VIA7	262(0.0134857%)	[0.7,0.8]	1223(0.11%)	[0.7,0.8]	12155(0.548%)
M9	720(0.00867659%)	VIA8	148(0.0076179%)	[0.8,0.9]	222(0.02%)	[0.8,0.9]	8771(0.395%)
AP	0(0%)	RV	0(0%)	[0.9,1]	74(0.00667%)	[0.9,1]	11881(0.536%)
Total	8.29819e+06	Total	1942792	Total	1108890	Total	2217780


Wirelength and via

DRC Summary	
DRC Type	Number
Cut Different Layer Spacing	433141
Cut EOL Spacing	197803
Cut Enclosure	152168
Cut EnclosureEdge	0
Cut Spacing	358281
Metal Corner Filling Spacing	10443
Metal EOL Spacing	869415
Metal JogToJog Spacing	0
Metal Notch Spacing	733497
Metal Parallel Run Length Spacing	864355
Metal Short	1745445
MinHole	1260
MinStep	678823
Minimal Area	1248072

Design rule check





Design Rule Check (iDRC)

Flow



Support DRC Rules:



- Cut Different Layer Spacing
- Cut EOL Spacing
- Cut Enclosure
- Cut Enclosure Edge
- Cut Spacing
- Metal Corner Filling Spacing
- Metal EOL Spacing
- Metal JogToJog Spacing
- Metal Notch Spacing
- Metal Parallel Run Length Spacing
- Metal Short
- MinHole
- MinStep
- Minimal Area



**DRC
Visualization**

Static Timing Analysis (iSTA)


Flow



$$T_{FF1} + T_{clk-q} + T_{comb} + T_{setup} - T_{FF2} - T = T_{slack}^{late} \geq 0 \quad \text{Setup Constraint}$$

$$T_{FF1} + T_{clk-q} + T_{comb} - T_{hold} - T_{FF2} = T_{slack}^{early} \geq 0 \quad \text{Hold Constraint}$$


Static Timing Analysis (iSTA)



Feature
Support hierarchy netlist and def
Basic setup/hold analysis
Support NLDM/Elmore
Support CCS model
Support high-level net delay model
Support sdf mark
OCV
AOCV
POCV
Consider IRDrop analysis on multi-voltage domain
Hierarchy analysis
Crosstalk analysis
clock gate analysis
Latch analysis

Point	Fanout	Capacitance	Resistance	Transition	Delta Delay	Derate	Incr	Path
u1_clk:XC (PDXOEDG_V_G)		0.002	0.000	0.000		1.000	0.000	0.000r
sys_clk_100m (clock net)	1	0.002	0.000	0.000	0.000	1.000	0.000	0.000r
u1_clk_xc_donottouch:I (CKBD12BWP40P140LVT)		0.002	0.000	0.006		0.885	0.011	0.011r
u1_clk_xc_donottouch:Z (CKBD12BWP40P140LVT)		0.002	0.000	0.006		0.885	0.032	0.043r
sys_clk_100m_buf (clock net)	2	0.001	0.000	0.006	0.000	1.000	0.000	0.011r
u0_rcg/u1_lvt_ckmux2hdv4:I0 (CKMUX2D4BWP40P140LVT)		0.006	0.000	0.018		0.885	0.032	0.043r
u0_rcg/u1_lvt_ckmux2hdv4:Z (CKMUX2D4BWP40P140LVT)		0.001	0.000	0.006		1.000	0.000	0.011r
u0_rcg/mux_core_clk (clock net)	5	0.001	0.000	0.018		0.885	0.021	0.064r
u0_rcg/mux_core_clk_0_buf:I (CKBD4BWP35P140)		0.008	0.000	0.015		1.000	0.000	0.043r
u0_rcg/mux_core_clk_0_buf:Z (CKBD4BWP35P140)		0.001	0.000	0.018		0.885	0.021	0.064r
u0_rcg/mux_core_clk_0 (clock net)	17	0.001	0.000	0.015	0.000	1.000	0.000	0.064r
u0_rcg/mux_core_clk_div3/gt_en1_reg:CP (DFSNDQ1BWP40P140LVT)		0.000	0.000	0.015		0.885	0.021	0.064r
clock CLK_u1_clk_XC (rise edge)		0.000	0.000	0.015		1.000	0.000	0.064r
clock network delay (propagated)		0.000	0.000	0.015		0.885	0.021	0.064r
u0_rcg/mux_core_clk_div3/gt_en1_reg:CP (DFSNDQ1BWP40P140LVT)		0.001	0.000	0.009		1.000	0.000	0.109r
u0_rcg/mux_core_clk_div3/gt_en1_reg:Q (DFSNDQ1BWP40P140LVT)		0.001	0.000	0.009		1.000	0.000	0.109r
u0_rcg/mux_core_clk_div3/gt_en1 (net)	1	0.001	0.000	0.009	0.000	1.000	0.000	0.109r
u0_rcg/mux_core_clk_div3/U_GT1:E (CKLNQD4BWP40P140LVT)		0.001	0.000	0.000		1.000	0.000	0.000r
u1_clk:XC (PDXOEDG_V_G)		0.002	0.000	0.000		1.000	0.000	0.000r
sys_clk_100m (clock net)	1	0.002	0.000	0.000	0.000	1.000	0.000	0.000r
u1_clk_xc_donottouch:I (CKBD12BWP40P140LVT)		0.002	0.000	0.006		1.039	0.013	0.013r
u1_clk_xc_donottouch:Z (CKBD12BWP40P140LVT)		0.002	0.000	0.006		1.039	0.038	0.051r
sys_clk_100m_buf (clock net)	2	0.001	0.000	0.006	0.000	1.000	0.000	0.013r
u0_rcg/u1_lvt_ckmux2hdv4:I0 (CKMUX2D4BWP40P140LVT)		0.006	0.000	0.018		1.039	0.038	0.051r
u0_rcg/u1_lvt_ckmux2hdv4:Z (CKMUX2D4BWP40P140LVT)		0.001	0.000	0.018		1.000	0.000	0.051r
u0_rcg/mux_core_clk (clock net)	5	0.001	0.000	0.018		1.039	0.025	0.076r
u0_rcg/mux_core_clk_0_buf:I (CKBD4BWP35P140)		0.008	0.000	0.015		1.039	0.025	0.076r
u0_rcg/mux_core_clk_0_buf:Z (CKBD4BWP35P140)		0.001	0.000	0.015		1.039	0.025	0.076r
u0_rcg/mux_core_clk_0 (clock net)	17	0.001	0.000	0.000	NA	1.000	0.000	0.076r
u0_rcg/mux_core_clk_div3/U_GT1:CP (CKLNQD4BWP40P140LVT)		0.001	0.000	0.000		1.000	0.000	0.076r
clock CLK_u1_clk_XC (rise edge)		0.000	0.000	0.000		1.000	0.000	0.076r
clock network delay (propagated)		0.000	0.000	0.000		1.000	0.000	0.076r
u0_rcg/mux_core_clk_div3/U_GT1:CP (CKLNQD4BWP40P140LVT)		0.000	0.000	0.000		1.000	0.000	0.076r
library hold time						-0.011	0.064	0.076r
clock reconvergence pessimism							0.064	0.109
data require time								0.045
data arrival time								0.045
slack (MET)								0.045


Comparison-iSTA_PT



pt/ista ratio	value
mean	1.11
variance	0.00095
median	1.107
maximum	1.5404
minimum	0.9035

Timing Optimization (iTO)

Flow



Key parameter config	
Input	iPL.def, iCTS.def
output	iTO_setup_result.def, iTO_hold_reslut.def
setup_slack_margin	setup slack value
hold_slack_margin	hold slack value
max_buffer_percent	Area ratio of inserted buffer
max_utilization	Core utilization
DRV_insert_buffers	Available buffer for optimizing DRV
setup insert_buffers	Available buffer for optimizing setup
hold insert_buffers	Available buffer for optimizing hold
number_passes_allowed_decreasing_slack	The number of times that WNS is allowed continuously decrease when opt setup
rebuffer_max_fanout	For setup, a wire network is not optimized for buffer insertion when its fanout exceeds this value
split_load_min_fanout	For setup, fanout is reduced by inserting a buffer when fanout is greater than this value

DRV report

```
path
Worst Slack: -5.88383
Found 3 slew violations.
Found 11 capacitance violations.
Found 0 fanout violations.
Found 0 long wires.
Before ViolationFix | slew_vio: 3 cap_vio: 11 fanout_vio: 0 length_vio: 0
The 1th check
After ViolationFix | slew_vio: 3 cap_vio: 0 fanout_vio: 0 length_vio: 0
The 2th check
After ViolationFix | slew_vio: 0 cap_vio: 0 fanout_vio: 0 length_vio: 0
DRV_net_3
Inserted 11 buffers in 12 nets.
Resized 0 instances.
```

Setup report

```
Inserted 10 hold buffers.

Worst Hold Path Launch : u0_soc_top/u0_sdram_axi/u_core/sample_data0_q_reg_8:CP
Worst Hold Path Capture: u0_soc_top/u0_sdram_axi/u_core/sample_data_q_reg_8:CP

The 1-th timing check.
    worst hold slack: -1.28225
Unable to repair all hold violations. There are still 16 endpoints with hold violation.
Max utilization reached.
```

Clock Group	Hold TNS	Hold WNS
CLK_chiplink_tx_clk	0	0
CLK_clk_hs_peri	-185.768	-1.27825
CLK_div2_core	-2606.7	-0.106129
CLK_div2_hs_peri	-216.759	-0.028571
CLK_div3_hs_peri	-72.5124	-0.028571
CLK_div4_core	-1304.1	-0.106129
CLK_div4_hs_peri	-185.768	-1.27825
CLK_div4_peri	-231.408	-0.042802
CLK_sdram_clk_o	0	0
CLK_spi_clk	0	0
CLK_spi_clk_out	0	0
CLK_u0_chiplink_rx_clk_pad_PAD	-89.8732	-0.028408
CLK_u0_clk_XC	-2987.42	-0.106129
CLK_u0_p11_FOUTPOSTDIV	-8546.64	-0.106129
CLK_u1_clk_XC	-2755.16	-0.106129




Clock Group	Hold TNS	Hold WNS
CLK_chiplink_tx_clk	0	0
CLK_clk_hs_peri	0	0
CLK_div2_core	0	0
CLK_div2_hs_peri	0	0
CLK_div3_hs_peri	0	0
CLK_div4_core	0	0
CLK_div4_hs_peri	0	0
CLK_div4_peri	0	0
CLK_sdram_clk_o	0	0
CLK_spi_clk	0	0
CLK_spi_clk_out	0	0
CLK_u0_chiplink_rx_clk_pad_PAD	0	0
CLK_u0_clk_XC	0	0
CLK_u0_p11_FOUTPOSTDIV	0	0
CLK_u1_clk_XC	0	0

Hold report

- Fix timing design rule violation
 - Max cap/Max slew/Max wirelength/Max fanout
- Fix hold time
- Fix setup time
- Cell sizing
- Buffer Insertion
- Load Insertion
- Buffer/load location

Power Analysis (iPA)

Flow



API	Description
buildGraph	Build iPW graph data structure
readVCD	Parse the VCD file
buildSeqGraph	Build timing subgraph
checkPipelineLoop	Detect PipeLine loop
levelizeSeqGraph	Grade timing subgraph
propagateToggleSP	Propagate Toggle and SP data on the graph
calcLeakagePower	Calculate the leakage power
calcInternalPower	Calculate internal power
calcSwitchPower	Calculate switching power
analyzeGroupPower	Analyze power data
reportPower	Output power report

cases	iPA total power	Innovus total power	deviation
aes_cipher_top	22.22mW	23.74mW	6.4%
gcd	0.38mW	0.37mW	3.6%
uart	0.51mW	0.49mW	3.9%


```
Generate the report at 2023-05-06T09:54:06
Report : Averaged Power
+-----+-----+-----+-----+-----+-----+
| Power Group | Internal Power | Switch Power | Leakage Power | Total Power | (%) |
+-----+-----+-----+-----+-----+-----+
| combinational | 1.064e-07 | 5.063e-09 | 3.079e-08 | 1.422e-07 | (27.595%) |
| sequential | 2.862e-07 | 7.337e-09 | 7.963e-08 | 3.732e-07 | (72.405%) |
+-----+-----+-----+-----+-----+-----+
Net Switch Power == 1.240e-08 (2.406%)
Cell Internal Power == 3.926e-07 (76.173%)
Cell Leakage Power == 1.104e-07 (21.422%)
Total Power == 5.154e-07
```

- Evaluate power before / during / after the physical design process
- Average model
- Timing window (coming soon)
- VCD parser
- Report/API


- 01 Introduction**
- 02 iEDA**
- 03 iEDA Design Chip**
- 04 iEDA Community**

iFlow: A Chip Design Flow

- **iFlow**: supporting different EDA tools, PDKs, designs




Chip design flow



Flow: Netlist -> GDSII

- ✓ Enabling the Physical Design Flow,
- ✓ Supporting Technologies: 110nm, 28nm, Open-source Technologies (Sky130, Nangate45)



iEDA Physical Design Flow

Environment Config

- **Usguide:** https://gitee.com/oscc-project/iEDA/blob/master/docs/user_guide/iEDA_user_guide.md

Download and Compile iEDA

```
# 下载iEDA仓库
git clone https://gitee.com/oscc-project/iEDA.git iEDA && cd iEDA
# 通过apt安装编译依赖, 需要root权限
sudo bash build.sh -i apt
# 编译 iEDA
bash build.sh -j 16
# 若能够正常输出 "Hello iEDA!" 则编译成功
./bin/iEDA -script scripts/hello.tcl
```

拷贝 ./bin/iEDA 到目录 ./scripts/design/sky130_gcd

```
# 拷贝 iEDA 到sky130 目录
cp ./bin/iEDA scripts/design/sky130_gcd/.
```

Design

✓ **Netlist**

(28nm) Library

✓ **TechLEF**
✓ **Std Cell LEF**
✓ **liberty**
✓ **sdc**
✓ **(spef)**

Environment



PDK



Design



Server

Ubuntu 20.04.5 LTS



3rd Party

TCL Script

```
design          #iEDA flows for different designs
├── ispd18      #tbd
├── sky130_gcd  #flow of gcd in sky130
│   ├── iEDA
│   ├── iEDA_config  # iEDA parameters configuration files
│   ├── README.md
│   ├── result       # iEDA result output files
│   ├── run_iEDA_gui.py  # Python3 script for running all iEDA flow with GUI layout
│   ├── run_iEDA.py    # Python3 script for running all iEDA flow
│   ├── run_iEDA.sh    # POSIX shell script for running all iEDA flow
│   └── script        # TCL script files
├── foundry
│   ├── README.md
│   └── sky130        # SkyWater Open Source PDK
│       ├── lef        # lef files
│       ├── lib        # lib files
│       ├── sdc        # sdc files
│       └── spef       # folder for spef files if needed
└── hello.tcl        # Test running iEDA
```

```
DB_script      # Data process flow scripts
├── db_init_lef.tcl      # initialize lef
├── db_init_lib_drv.tcl  # initialize lib only for flow of drv
├── db_init_lib_fixfanout.tcl  # initialize lib only for flow of fix fanout
├── db_init_lib_hold.tcl  # initialize lib only for flow of optimize hold
├── db_init_lib_setup.tcl  # initialize lib only for flow of optimize setup
├── db_init_lib.tcl      # initialize lib for common flow
├── db_init_sdc.tcl      # initialize sdc
├── db_init_spef.tcl     # initialize spef
├── db_path_setting.tcl  # set paths for all processing technology files, including TechLEF, LEF, Lib, sdc and spef
├── run_db_checknet.tcl  # check net connectivity based on data built by DEF (.def) and LEF (.lef & .tlef)
├── run_db_report_evl.tcl  # report wire length and congestion based on data built by DEF (.def) and LEF (.lef & .tlef)
├── run_db.tcl           # test building data by DEF (.def) and LEF (.lef & .tlef)
├── run_def_to_gds_text.tcl  # transform data from DEF (.def) to GDSII (.gdsii)
├── run_def_to_verilog.tcl  # transform data from DEF (.def) to netlist (.v)
├── run_netlist_to_def.tcl  # transform data from netlist (.v) to DEF (.def)
├── run_read_verilog.tcl  # test read verilog file (.v)
├── iCTS_script          # CTS flow scripts
│   ├── run_iCTS_eval.tcl  # report wire length for CTS result
│   ├── run_iCTS_STA.tcl  # report CTS STA
│   └── run_iCTS.tcl      # run CTS
├── iDRC_script          # DRC(Design Rule Check) flow scripts
│   ├── run_iDRC_gui.tcl  # show GUI for DRC result
│   └── run_iDRC.tcl      # run DRC
├── iFP_script           # Floorplan flow scripts
│   ├── module            # submodule for Floorplan scripts
│   │   ├── create_tracks.tcl  # create tracks for routing layers
│   │   ├── pdn.tcl          # create pdn networks
│   │   └── set_clocknet.tcl  # set clock net
│   └── run_iFP.tcl        # run Floorplan
├── iGUI_script          # GUI flow scripts
│   └── run_iGUI.tcl      # run GUI
├── iNO_script           # NO(Netlist Optimization) flow scripts
│   └── run_iNO_fix_fanout.tcl  # run Fix Fanout
├── iPL_script           # Placement flow scripts
│   ├── run_iPL_eval.tcl  # report congestion statistics and wire length for Placement result
│   └── run_iPL_filler.tcl  # run standard cell filler
```

TCL Script

Flow


```
#####  
## run floorplan  
#####  
os.system('./iEDA -script ./script/iFP_script/run_iFP.tcl')  
#####  
## run NO -- fix fanout  
#####  
os.system('./iEDA -script ./script/iNO_script/run_iNO_fix_fanout.tcl')  
#####  
## run Placer  
#####  
os.system('./iEDA -script ./script/iPL_script/run_iPL.tcl')  
os.system('./iEDA -script ./script/iPL_script/run_iPL_eval.tcl')  
#####  
# run CTS  
#####  
os.system('./iEDA -script ./script/iCTS_script/run_iCTS.tcl')  
os.system('./iEDA -script ./script/iCTS_script/run_iCTS_eval.tcl')  
os.system('./iEDA -script ./script/iCTS_script/run_iCTS_STA.tcl')  
#####  
## run TO -- fix_drv  
#####  
os.system('./iEDA -script ./script/iTO_script/run_iTO_drv.tcl')  
os.system('./iEDA -script ./script/iTO_script/run_iTO_drv_STA.tcl')  
#####  
# run TO -- opt_hold  
#####  
os.system('./iEDA -script ./script/iTO_script/run_iTO_setup.tcl')  
os.system('./iEDA -script ./script/iTO_script/run_iTO_hold.tcl')  
os.system('./iEDA -script ./script/iTO_script/run_iTO_hold_STA.tcl')  
#####  
# run PL Incremental Flow  
#####  
os.system('./iEDA -script ./script/iPL_script/run_iPL_legalization.tcl')  
os.system('./iEDA -script ./script/iPL_script/run_iPL_legalization_eval.tcl')  
#####  
# # run Router  
#####  
os.system('./iEDA -script ./script/iRT_script/run_iRT.tcl')  
os.system('./iEDA -script ./script/iRT_script/run_iRT_eval.tcl')  
os.system('./iEDA -script ./script/iRT_script/run_iRT_STA.tcl')  
os.system('./iEDA -script ./script/iRT_script/run_iRT_DRC.tcl')  
#####  
## run Filler  
#####  
os.system('./iEDA -script ./script/iPL_script/run_iPL_filler.tcl')  
#####  
## run def to gdsii  
#####  
os.system('./iEDA -script ./script/DB_script/run_def_to_gds_text.tcl')
```

Placement

```
#####  
## init flow config  
#####  
flow_init -config ./iEDA_config/flow_config.json  
#####  
## read db config  
#####  
db_init -config ./iEDA_config/db_default_config.json  
#####  
## reset data path  
#####  
source ./script/DB_script/db_path_setting.tcl  
#####  
## reset sdc  
#####  
source ./script/DB_script/db_init_sdc.tcl  
#####  
## read lef  
#####  
source ./script/DB_script/db_init_lef.tcl  
#####  
## read def  
#####  
def_init -path ./result/iTO_fix_fanout_result.def  
#####  
## run Placer  
#####  
run_placer -config ./iEDA_config/pl_default_config.json  
#####  
## Save def  
#####  
def_save -path ./result/iPL_result.def  
#####  
## Save netlist  
#####  
netlist_save -path ./result/iPL_result.v -exclude_cell_names {}  
#####  
## report  
#####  
report_db -path "./result/report/pl_db.rpt"  
#####  
## Exit  
#####  
flow_exit
```


Parameter Config

● Config



```
iEDA / scripts / design / sky130_gcd / iEDA_config / pl_default_config.json
Code Blame 82 lines (82 loc) · 2.38 KB
3      "is_max_length_opt": 0,
4      "max_length_constraint": 1000000,
5      "is_timing_effort": 0,
6      "is_congestion_effort": 0,
7      "ignore_net_degree": 100,
8      "num_threads": 1,
9      "GP": {
10         "Wirelength": {
11             "init_wirelength_coef": 0.25,
12             "reference_hpw1": 446000000,
13             "min_wirelength_force_bar": -300
14         },
15         "Density": {
16             "target_density": 0.8,
17             "bin_cnt_x": 128,
18             "bin_cnt_y": 128
19         },
20         "Nesterov": {
21             "max_iter": 2000,
22             "max_backtrack": 10,
23             "init_density_penalty": 0.00008,
24             "target_overflow": 0.1,
25             "initial_prev_coordi_update_coef": 100,
26             "min_precondition": 1.0,
27             "min_phi_coef": 0.95,
28             "max_phi_coef": 1.05
29         }
30     },
31     "BUFFER": {
32         "max_buffer_num": 10000,
33         "buffer_type": [
34             "sky130_fd_sc_hs_buf_1"
35         ]
36     },
37     "LG": {
38         "max_displacement": 1000000,
39         "global_right_padding": 0
```

```
iEDA / scripts / design / sky130_gcd / iEDA_config / pl_default_config.json
Code Blame 82 lines (82 loc) · 2.38 KB
42         "max_displacement": 1000000,
43         "global_right_padding": 0,
44         "enable_networkflow": 0
45     },
46     "Filler": {
47         "first_iter": [
48             "sky130_fd_sc_hs_fill_8",
49             "sky130_fd_sc_hs_fill_4",
50             "sky130_fd_sc_hs_fill_2",
51             "sky130_fd_sc_hs_fill_1"
52         ],
53         "second_iter": [
54             "sky130_fd_sc_hs_fill_8",
55             "sky130_fd_sc_hs_fill_4",
56             "sky130_fd_sc_hs_fill_2",
57             "sky130_fd_sc_hs_fill_1"
58         ],
59         "min_filler_width": 1
60     },
61     "MP": {
62         "fixed_macro": [],
63         "fixed_macro_coordinate": [],
64         "blockage": [],
65         "guidance_macro": [],
66         "guidance": [],
67         "solution_type": "BStarTree",
68         "SimulateAnneal": {
69             "perturb_per_step": 100,
70             "cool_rate": 0.92
71         },
72         "Partition": {
73             "parts": 66,
74             "ufactor": 100,
75             "new_macro_density": 0.6
76         },
77         "halo_x": 0,
78         "halo_y": 0,
79         "output_path": "${RESULT_DIR}/pl/"
```


How to Run Netlist -> GDSII Flow by iEDA*i*EDA

./run_iEDA.py

.v → **.gdsii**

Flow	Script	Config	Design Input
布图规划 (Floorpan)	./iEDA -script ./script/iFP_script/run_iFP.tcl		./result/verilog/gcd.v
网表优化 (Fix Fanout)	./iEDA -script ./script/INO_script/run_iNO_fix_fanout.tcl	./iEDA_config/cts_default_config.json	./result/iFP_result.def
布局 (Placement)	./iEDA -script ./script/iPL_script/run_iPL.tcl	./iEDA_config/pl_default_config.json	./result/iTO_fix_fanout_resu
布局结果评估 (评估线长和拥塞)	./iEDA -script ./script/iPL_script/run_iPL_eval.tcl		./result/iPL_result.def
时钟树综合 (CTS)	./iEDA -script ./script/iCTS_script/run_iCTS.tcl	./iEDA_config/cts_default_config.json	./result/iPL_result.def
时钟树综合结果 评估 (评估线长)	./iEDA -script ./script/iCTS_script/run_iCTS_eval.tcl		./result/iCTS_result.def
时钟树综合时序 评估 (评估时序)	./iEDA -script ./script/iCTS_script/run_iCTS_STA.tcl		./result/iCTS_result.def
修复DRV违例 (Fix DRV Violation)	./iEDA -script ./script/iTO_script/run_iTO_drv.tcl	./iEDA_config/to_default_config_drv.json	./result/iCTS_result.def
Fix DRV结果评 估 (评估时序)	./iEDA -script ./script/iTO_script/run_iTO_drv_STA.tcl		./result/iTO_drv_result.def
修复Hold违例 (Fix Hold Violation)	./iEDA -script ./script/iTO_script/run_iTO_hold.tcl	./iEDA_config/to_default_config_hold.json	./result/iTO_drv_result.def
Fix Hold结果评 估 (评估时序)	./iEDA -script ./script/iTO_script/run_iTO_hold_STA.tcl		./result/iTO_hold_result.def
单元合法化 (Legalization)	./iEDA -script ./script/iPL_script/run_iPL_legalization.tcl	./iEDA_config/pl_default_config.json	./result/iTO_hold_result.def
合法化结果评估 (评估线长和拥塞)	./iEDA -script ./script/iPL_script/run_iPL_legalization_eval.tcl		./result/iPL_lg_result.def
布线 (Routing)	./iEDA -script ./script/iRT_script/run_iRT.tcl		./result/iPL_lg_result.def

Report



✓ Statistics

- iFP
- iNO
- iPL
- iCTS
- iTO
- iRT

Summary	
Module	Value
DIE Area (um^2)	2249940.000000 = 1499.960000 * 1500.000000
DIE Usage	0.237865
CORE Area (um^2)	1340542.224000 = 1160.040000 * 1155.600000
CORE Usage	0.399228
Number - Site	9
Number - Row	1284
Number - Track	20
Number - Layer	32
Number - Routing Layer	10
Number - Cut Layer	10
Number - GCell Grid	5
Number - Cell Master	16314
Number - Via Rule	492
Number - IO Pin	110
Number - Instance	362883
Number - Blockage	21
Number - Filler	0
Number - Net	377248
Number - Special Net	5

✓ Design rule violations

- iRT

Drc Summary	
DRC Type	Number
Cut Different Layer Spacing	0
Cut EOL Spacing	0
Cut Enclosure	610489
Cut EnclosureEdge	0
Cut Spacing	264504
Metal Corner Filling Spacing	0
Metal EOL Spacing	8404599
Metal JogToJog Spacing	0
Metal Notch Spacing	1621088
Metal Parallel Run Length Spacing	3253512
Metal Short	6429817
MinHole	94
MinStep	7794204
Minimal Area	744067

✓ Evaluation

- Placement
- CTS
- Physical Incremental
- Routing

Congestion Report		
Grid Bin Size	Bin Partition	Total Count
9063 * 9029	256 by 256	65536
Instance Density Range	Bins Count	Percentage
0.95 ~ 1.00	5372	8.20
0.90 ~ 0.95	34	0.05
0.85 ~ 0.90	29	0.04
0.80 ~ 0.85	329	0.50
0.75 ~ 0.80	0	0.00
Pin Count Range	Bins Count	Percentage
205 ~ 228	22	0.03
182 ~ 205	129	0.20
160 ~ 182	514	0.78
137 ~ 160	1555	2.37
114 ~ 137	252	0.38


✓ Timing & Power

- Setup, Hold, Violations, Power
- Placement, CTS, Fix DRV, Fix Setup/Hold, Routing

Point	Fanout	Capacitance	Resistance	Transition	Delta Delay	Derate	Incr	Path
spi_miso_pad (port)		8.000000	0.001000	0.000000		1.000000	0.000000	0.000000r
clock CLK_spi_clk_out (rise edge)						0	0	0
clock network delay (propagated)						0.000000	0.000000	0.000000r
spi_miso_pad (port)		8.000000	0.001000	0.000000		1.000000	29.100000	29.100000r
spi_miso_pad (net)								
u0_spi_miso:PAD (PD0W04DGZ_H_G)	2	1.0906020	0.000000	0.000000	0.000000	1.000000	0.000000	29.100000r
u0_spi_miso:C (PD0W04DGZ_H_G)		0.0256522	0.000000	0.0172830		1.0765001	0.8057400	29.9057400r
spi_flash_miso (net)								
edIFE_PDC3389_spi_flash_miso:I (BUFFD16BWP35P140LVT)	1	0.0028179	2612.1424828	0.0172830	0.0000000	1.0000000	0.0000000	29.9057400r
edIFE_PDC3389_spi_flash_miso:Z (BUFFD16BWP35P140LVT)		0.0197853	0.0000000	0.0106300		1.0765001	0.0217290	29.9274690r
FE_PDN3389_spi_flash_miso (net)								
edIFE_PDC12025_spi_flash_miso:I (BUFFD4BWP30P140LVT)	1	0.0011448	1760.8977135	0.0106300	0.0000000	1.0000000	0.0000000	29.9274690r
edIFE_PDC12025_spi_flash_miso:Z (BUFFD4BWP30P140LVT)		0.0236758	0.0000000	0.0271790		1.0765001	0.0263400	29.9538090r
FE_PDN12025_spi_flash_miso (net)								
u0_soc_top/u0_spi_flash/u0_spi_top/shift/U35B:A1 (INR2D1BWP40P140LVT)	1	0.0005121	1727.8863792	0.0194320	0.0000000	1.0000000	0.0129420	29.9667510r
u0_soc_top/u0_spi_flash/u0_spi_top/shift/U35B:ZN (INR2D1BWP40P140LVT)		0.0012539	0.0000000	0.0186460		1.0765001	0.0294440	29.9961950r
u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787 (clock net)								
edIFE_PDC6804_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787:I (BUFFD3BWP30P140LVT)	1	0.0005980	92.1830030	0.0057640	0.0000000	1.0000000	0.0000140	29.9962090r
edIFE_PDC6804_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787:Z (BUFFD3BWP30P140LVT)		0.0329341	0.0000000	0.0510340		1.0765001	0.0428270	30.0390360r
FE_PDN6804_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787 (clock net)								
edIFE_PDC6803_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787:I (BUFFD3BWP30P140LVT)	29	0.0005980	701.9384875	0.0107370	0.0000000	1.0000000	0.0085510	30.0475870r
edIFE_PDC6803_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787:Z (BUFFD3BWP30P140LVT)		0.0327282	0.0000000	0.0507560		1.0765001	0.0408020	30.0916690r
FE_PDN6803_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787 (clock net)								
edIFE_PDC6802_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787:I (BUFFD3BWP35P140LVT)	24	0.0006282	900.9526939	0.0136380	0.0000000	1.0000000	0.0107520	30.1024210r
edIFE_PDC6802_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787:Z (BUFFD3BWP35P140LVT)		0.0117069	0.0000000	0.0301890		1.0765001	0.0326970	30.1351180r
FE_PDN6802_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787 (clock net)								
edIFE_PDC6801_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787:I (BUFFD3BWP35P140LVT)	10	0.0006183	538.5603962	0.0071530	0.0000000	1.0000000	0.0030720	30.1381900r
edIFE_PDC6801_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787:Z (BUFFD3BWP35P140LVT)		0.0246096	0.0000000	0.0415460		1.0765001	0.0401200	30.1783100r
FE_PDN6801_u0_soc_top/u0_spi_flash/u0_spi_top/shift/n787 (clock net)	21							


Data Analysis

Instance number




- ✓ Floorplanning -> Routing, where #Inst increased by **8594**, generated by the Fix Fanout, CTS, DRV, and Fix Setup/Hold.
- ✓ In the Filler stage, **252361** Instances is added.

Net number



- ✓ The total increase #nets in backend physical design flow is **8324**, primarily contributed by netlist optimization and clock tree synthesis stages, which are 5140 and 3284, respectively.


Pin number




- ✓ Most of the nets consist of **2** pins and **3** pins.
- ✓ The number of nets with excessive fanout (Pins in Net) was optimized in the NO stage, reducing from **2893** to **7**.
- ✓ In the CTS stage, **87** new clock nets with excessive fanout were generated (Pin Number > 32).

Example Design: ysyx-04-01


- RTL: ysyx(一生一芯)-04
- PDK: 28nm
- Area: 1.5mm × 1.5 mm
- Power: dynamic = 317mW, leakage = 29 mW
- Freq.: 200MHz
- Scale: >1.5M Gates
- Features: 11 pipelines with cache, IP: UART、VGA、PS/2、SPI、SDRAM、2 PLLs, support Linux




Floorpl




PDN




Placeme






CTS



Routing



DRC




part metrics	iPL (place)	iCTS	iTO	iRT (route)
#inst	1043440	1057291	1057549	1057549
#net	1015532	1029383	1029641	1029641
utilization	0.563929	0.570644	0.570768	0.570768
HPWL	34108823398	35042653984	35044866877	50157263995*
STWL	46195026227	46580611921	46581568292	
frequency	245.245	238.226	241.386	224.254
#DRC	0	0	0	233335

* Total wirelength after routing


- iEDA的Readme:
 - <https://gitee.com/oscc-project/iEDA>
- iEDA使用指南:
 - <https://ieda.oscc.cc/tools/ieda-platform/guide.html>
- iEDA安装、编译、运行视频:
 - https://www.bilibili.com/video/BV1mp4y1P7C7/?spm_id_from=333.999.0.0
- 基于iEDA的python实现RTL-to-GDS芯片设计视频:
 - https://www.bilibili.com/video/BV1Brm8YVEaY/?spm_id_from=333.999.0.0&vd_source=2ac617c241afd7f9774b0add4e647179

Example Design: from other users

- gcd & APU



gcd, skywater 130nm
Area: 0.15mm $\times$ 0.15 mm



APU, skywater 130nm
Area: 0.45mm $\times$ 0.45 mm

R & D EDA Tools or Algorithms

- Min Wirelength Model

$$\begin{aligned} \min_v \quad & W(v) \\ \text{s.t.} \quad & \rho_b(v) \leq \rho_0, \quad \forall b \in B \end{aligned}$$


- where v is cell location, $W(v)$ is wirelength, $\rho_b(v)$ is the area density in $b \in B$, ρ_0 is density threshold.

- Nesterov Method Or Conjugate Gradient

- Given $x_0, r_0 = Ax_0 - b, p_0 = -r_0$
- For $k = 0, 1, 2, \dots$ until $\|r_k\| = 0$

$$\begin{aligned} \alpha_k &= r_k^T r_k / p_k^T A p_k \\ x_{k+1} &= x_k + \alpha_k p_k \\ r_{k+1} &= r_k + \alpha_k A p_k \\ \beta_{k+1} &= r_{k+1}^T r_{k+1} / r_k^T r_k \\ p_{k+1} &= -r_{k+1} + \beta_{k+1} p_k \end{aligned}$$

- Assignment: please implement CG method by C++ or Python, and test it on "iEDA/iPL", submit by PR to iEDA repo.



```
38 class Nesterov
39 {
40 public:
41     Nesterov();
42     Nesterov(const Nesterov& other) = delete;
43     Nesterov(Nesterov&& other) = delete;
44     ~Nesterov() = default;
45
46     // getter.
47     int get_current_iter() const { return _current_iter; }
48     const std::vector<Point<int32_t>>& get_current_coords() const { return _current_coords; }
49     const std::vector<Point<float>>& get_current_grads() const { return _current_gradients; }
50     const std::vector<Point<float>>& get_next_grads() const { return _next_gradients; }
51     const std::vector<Point<int32_t>>& get_next_coords() const { return _next_coords; }
52     const std::vector<Point<int32_t>>& get_next_slp_coords() const { return _next_slp_coords; }
53     float get_next_steplength() const { return _next_steplength; }
54
55     // for RDP
56     const std::vector<Point<float>>& get_next_gradients() const { return _next_gradients; }
57     float get_next_parameter() const { return _next_parameter; }
58     void set_next_coords(const std::vector<Point<int32_t>>& next_coords) { _next_coords = next_co
59     void set_next_slp_coords(const std::vector<Point<int32_t>>& next_slp_coords) { _next_slp_coord
60     void set_next_gradients(const std::vector<Point<float>>& next_gradients) { _next_gradients = nex
61     void set_next_parameter(float next_parameter) { _next_parameter = next_parameter; }
62     void set_next_steplength(float next_steplength) { _next_steplength = next_steplength; }
63
64     // function.
65     void initNesterov(std::vector<Point<int32_t>> previous_coords, std::vector<Point<float>> previo
66         std::vector<Point<int32_t>> current_coords, std::vector<Point<float>> current
67     void calculateNextSteplength(std::vector<Point<float>> next_grads);
68
69     void runNextIter(int next_iter, int32_t thread_num);
70     void runBackTrackIter(int32_t thread_num);
71 }
```

- 01 Introduction**
- 02 iEDA**
- 03 iEDA Design Chip**
- 04 iEDA Community**

iEDA开源代码



- **Netlist-to-GDS II**

- **11 tools, and other 5 tools are R&Ding.**
- **Design, Analysis, Verification**

- **Repo**

- **Gitee:** <https://gitee.com/oscc-project/iEDA>
- **GitHub:** <https://github.com/OSCC-Project/iEDA>
- **Gitlink:** gitlink.org.cn/OSchip/iEDA
- **OpenI:** openi.pcl.ac.cn/OSCC/iEDA

- **Stared & Fork**


- **Stared:** $238 + 138 = 376$
- **Fork:** $53 + 21 = 74$

- **Number of Codes**

- **>0.3M lines**
- **exclude 3rd party and history**

- **Contributors**

- **Total: 80 contributors**



Handbooks (Arxiv)

- Knowledge and Technology
- system
- comprehensive
- new
- practical
- software

iRT-1.0: An Open-source Routing EDA Tool and Its Handbook

ZhiSheng Zeng^{1,2}, Jikang Liu², Kai Mo², Xueyan Zhao³, Zengrong Huang¹, Xingquan Li¹
¹Peng Cheng Laboratory;
²Shenzhen University;
³Institute of Computing Technology, Chinese Academy of Sciences;
Email: zengzhsh@pcl.ac.cn, lixq01@pcl.ac.cn

Fig. 1: iRT: An Open-source Routing EDA Tool. iRT is part of iEDA. iRT reads data from the database of iEDA into the Data Access layer, supporting common industrial standard files such as v, DEF, LEF, lib, spef, etc., and supporting core operators including initial routing, global routing, track assignment, detail routing and post routing. It encapsulates common utility classes like log, report, and utility, as well as math operator libraries and performance libraries, providing APIs in TCL, Python, and C++ for users.

iPL-1.0: An Open-source Placement EDA Tool and Its Handbook

Shijian Chen^{1,2}, Yihang Qiu², Xueyan Zhao³, Xingquan Li¹
¹Peng Cheng Laboratory;
²University of Chinese Academy of Sciences
³Institute of Computing Technology, Chinese Academy of Sciences;
Email: chenshj@pcl.ac.cn, lixq01@pcl.ac.cn

Fig. 1: iPL: An Open-source Placement EDA Tool. iPL is part of iEDA. It reads data from the database of iEDA into the Data Access layer, supporting common industrial standard files such as v, DEF, LEF, lib, etc., and supporting core operators including initial placement, global placement, legalization, detailed placement, buffer insertion, filler insertion and checker. It encapsulates common utility classes like log, report, and utility, as well as math operator libraries and performance libraries, providing APIs in TCL, Python, and C++ for users.

iSTA-1.0: An Open-source Static Timing Analysis EDA Tool and Its Handbook

Simin Tao¹, He Liu², Shuaiying Long¹, Xinyu Ye³, Yingbin Cheng¹, Xingquan Li¹
¹Peng Cheng Laboratory;
²Peking University;
³Beijing Institute of Open Source Chip;
Shanghai Tech University;
Email: taosm@pcl.ac.cn, liuh@stu.pku.edu.cn, lixq01@pcl.ac.cn

Fig. 1: iSTA: An Open-source Static Timing Analysis EDA Tool. iSTA is part of iEDA. iSTA reads data from the Data Source layer into the Data Access layer, supporting common industrial standard files such as v, sdc, lib, spef, etc., and supporting core business operators including delay calculation, timing propagation, timing analysis, etc. It encapsulates common utility classes like log, report, and utility, as well as math operator libraries and performance libraries, providing APIs in TCL, Python, and C++ for users.

iCTS-1.0: An Open-source Clock Tree Synthesis EDA Tool and Its Handbook

WeiGuo Li¹, Xiang Cong², Xingquan Li^{1,3}
¹Minnan Normal University;
²University of Science and Technology of China;
³Peng Cheng Laboratory
Email: dawnli619215645@gmail.com, tzulxq@gmail.com

Fig. 1: iCTS: An Open-source Clock Tree Synthesis EDA Tool. iCTS is part of iEDA. iCTS reads data from the database of iEDA into the Data Access layer, supporting common industrial standard files such as v, DEF, LEF, lib, spef, etc., and supporting core operators including clock topology generation, clock net routing, clock optimization and skew scheduling. It encapsulates common utility classes like log, report, and utility, as well as math operator libraries and performance libraries, providing APIs in TCL, Python, and C++ for users.


iPA-1.0: An Open-source Power Analysis EDA Tool and Its Handbook

Simin Tao¹, Zheqing Shao², Xingquan Li¹
¹Peng Cheng Laboratory;
²University Science and Technology of China;
Email: taosm@pcl.ac.cn, shaozheqing@mail.ustc.edu.cn, lixq01@pcl.ac.cn


Fig. 1: iPA: An Open-source Power Analysis EDA Tool. iPA is part of iEDA. iPA reads data from the Data Source layer into the Data Access layer, supporting common industrial standard files such as v, sdc, lib, spef, vcd, etc., and supporting core business operators including power calculation, power analysis, etc. It encapsulates common utility classes like log, report, and utility, as well as toggle/SF calculation algorithm libraries and performance libraries such as thread pool, and waveform compression, providing APIs in TCL, Python, and C++ for users.

Community



- User
 - Wechat Group
 - >1000 Peoples



- Contributor
 - Logic Synthesis Community ;
 - Committee: ICT, Anlogic、PKU、PCL、BUPT、CUHK、Giga-da、Ninecore
 - Sign-off
 - Committee: 计算所, 东南大学,



● iEDA website: ieda.oscc.cc



Lecture Videos (Bilibili)



Lecture Videos

- Basic EDA Knowledge,
- Frontiers in EDA Lectures,
- iEDA Development Process and Tools,
- Chip Design Using iEDA Tools,
- Related EDA Technologies.



iEDA-视频号 LV3 大会员 粉丝勋章

iEDA旨在打造开源开放的数字EDA研发平台。仓库: gitee.com/oscc-project

主页 动态 投稿 99 合集和列表 15 收藏 2 追番追剧 设置 搜索视频、动态

我的粉丝会看到 新访客会看到

iEDA-项目介绍

开源EDA项目简介
李兴权
2021/8/27 52:44

iEDA项目介绍: 开源EDA项目简介
1637 5 2023-7-19
演讲者: 李兴权。主要介绍: iEDA项目介绍: 开源EDA项目简介, 包括: 开源EDA项目的目标、任务、时间规划和预期成果, 开源EDA的工具链组成, 已有开源EDA工具简介和存在问题, iEDA的架构、系统平台、开源社

我的视频 97 最新发布 最多播放 最多收藏 播放全部 更多 >

2024 CCF中国开源大会 开源智能EDA工具与芯片设计 基于开源IP、SoC和开源EDA工具的全链条设计 廖宇翔 2024/11/9 19:45	2024 CCF中国开源大会 开源智能EDA工具与芯片设计 “一生一芯”计划——从零开始设计自己的芯片RISC-V处理器芯片 解晓博 2024/11/9 38:07	2024 CCF中国开源大会 开源智能EDA工具与芯片设计 打造开源芯片设计工具链 王晨 2024/11/9 19:39	2024 CCF中国开源大会 开源智能EDA工具与芯片设计 Layout-to-Vector: 开源智能EDA框架(AiEDA)与大版图模式 李宇浩 2024/11/9 23:59	2024 CCF中国开源大会 开源智能EDA工具与芯片设计 iEDA:开源EDA基础平台与工具链 李俊卿 2024/11/9 18:44
2024 CCF中国开源大会 开源智能EDA工具与芯片设计 开源形式化验证工具: 我们距离商业工具有多远? 张弘毅 2024/11/9 32:53	石穿计划 GPU加速CUDA编程 郑弘毅 2024/11/9 01:07:10	石穿计划 ODE与PDE中的数值算法 张雪逸 2024/10/19 43:11	RISC-V 2024中国峰会 ——第三届开源EDA论坛 Digital-EDA: All you need for IC & FPGA 张雪逸 2024/6/20 28:29	RISC-V 2024中国峰会 ——第三届开源EDA论坛 基于双层规划的3D布局算法 赵雪岩 2024/6/20 28:21

基于开源IP、SoC和开源EDA工具的全链条设计
11-12 300

“一生一芯”计划——从零开始设计自己的芯片RISC-V处理器芯片
11-12 2117

打造开源芯片设计工具链
11-12 252

Layout-to-Vector: 开源智能EDA框架(AiEDA)与大版图模式
11-12 159

iEDA:开源EDA基础平台与工具链
11-12 142

开源形式化验证工具: 我们距离商业工具有多远?
11-12 153

石穿计划-GPU加速CUDA编程
11-11 1980


石穿计划: ODE与PDE中的数值算法
10-22 206

Digital-EDA: All you need for IC & FPGA: 张雪逸
8-30 359


基于双层规划的3D布局算法
8-30 231

iEDA开源和影响

- iEDA开源项目获得**500**余个星，**110**个复制，**75**人代码贡献，iEDA视频获得**4.5**万播放量，建立包含**2000**人的开源EDA社区
- 支持**4**个EDA/芯片竞赛出题，支持**5**所高校课程建设，支持**国内10**余个EDA团队科研，支持**多家**EDA和芯片公司落地应用





ISED-23最佳论文奖



Andrew. B. Kahng (ACM/IEEE Fellow, 国际开源EDA主要推动者)
在EDA国际大会ASPDAC的主旨报告介绍iEDA

Conclusions

- iEDA Infrastructure and Tools
 - Infras: Parser, Database, Evaluation, Manager, Interface, Solver
 - Tools: iMap, iFP, iNO, iPL, iCTS, iRT, iSTA, iTO, iPA, iDRC
- iEDA Chip Design
 - iEDA Flow
 - Chip Design
- iEDA Community
 - Code Repos
 - Website
 - iEDA Handbook (arxiv)
 - Wechat Group
 - iEDA-Videos



Thanks

iEDA website: ieda.oscc.cc

李兴权 (Xingquan Li)
fzulxq@gmail.com