Skip to main content
Project
Introduction
Our Plan
Team Member
Training
EDA Basic
Water-Drop
iEDA Practice
Other Training
Toolchain
iEDA Infrastructure
iEDA Toolchain
Flow Scripts
Intelligence
AiEDA Library
AiEDA Model
iPCL Large Model
EDA Dataset
Research
Publication
Review
Academic
Development
Achievement
Activities
Conference
Tutorial
Contest
Tape-out
Publicity
News
Cooperation
Job Description
Contact Us
简体中文
English
Search
Ctrl
K
iPCL-M
iEDA
Less than 1 minute
#
Overview
Pre-training Model of Chip Layout for Metrix Evaluation and Optmization
Prev
iPCL-P
